A new VLSI architecture for real-time pipeline FFT processor is proposed in this project. In this project, both radix-2 and radix-4 floating point butterflies are implemented more efficiently with the two fused floating-point operations. The fused operations are a two-term dot product and add-subtract unit. Both discrete and fused radix processors are implemented; compared in regarded with area wise.
Indian Member 40.00
Others Member 3.00